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What are Memristor, Memcapacitor,
and Meminductor?
ZhenYu Yin, Heng Tian, GuanHua Chen, and Leon O. Chua, Fellow, IEEE
Abstract—Memristor, memcapacitor, and meminductor are
new fundamental circuit elements, whose properties depend on
the history of devices. This paper presents the physical analysis
of these memory devices. Three simple examples are given for the
memristor, memcapacitor, and meminductor, and are then gener-
alized to reveal their general physical origin. It is found that the
memristance, memcapacitance, and meminductance are caused by
different combinations of nonlinear electric responses. The math-
ematical expressions for the currents through any voltage-driven
memristor, memcapacitor, and meminductor are given, and the
corresponding expressions for the memristance, memcapacitance,
and meminductance are derived. Moreover, a method to determine
the charge–flux relationship of a memristor is proposed.
Index Terms—Circuit element, memory device, memristor, non-
linear electric response.
I. INTRODUCTION
IN 1971, Chua envisioned the missing fourth circuit element,the memristor, in addition to resistor, capacitor, and inductor
[3]. More detailed discussions on a broad generalization of mem-
ristors as memristive systems were published in 1976 [4]. The
memristor is a two-terminal nonlinear electric element. In 2008,
37 years after it was proposed, Chua’s missing memristor was
finally discovered by a team of researchers at Hewlett-Packard
[5], [6], and it was based on a thin film of titanium dioxide.
Memristor has become an important subject of study, and
several research activities have flourished since then [7]–[26].
For instance, the first hybrid memristor/CMOS device was built
for future data storage and neuromorphic applications [10].
The memristor was conceptualized by analyzing the rela-
tionships among current i, charge q, voltage v, and flux φ.
There are six different mathematical relations of connecting
pairs of these four variables. Charge q and flux φ are the time
integral of the current i and the voltage v, respectively, and the
remaining four relationships should define the four fundamental
circuit elements: the resistor, the capacitor, the inductor, and the
missing fourth element, i.e., the memristor. The memristor was
the missing link between flux φ and charge q. The memristance
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M(q), can be defined as the derivative of the flux φ with respect
to the charge q
M(q) =
dφ(q)
dq
. (1)
Recently, the concept of the memristor was extended to the
memcapacitor and meminductor by Chua [1], [2], which are
defined as
C(φ) =
dσ(φ)
dφ
(2)
L(q) =
dρ(q)
dq
(3)
where σ(φ) is a differentiable function of φ, and ρ(q) is a
differentiable function of q, with σ =
∫ t
−∞ φ(τ)dτ and ρ =∫ t
−∞ q(τ)dτ , respectively.
Seen clearly from the above analysis, the theories on the
memristor, memcapacitor, and meminductor are so far phe-
nomenological. It would be interesting to understand the phys-
ical mechanisms of these new circuit elements. In this paper, we
only focuson the idealmemristor,memcapacitor, andmeminduc-
tor. Prior to the discussion on the general mechanism of memris-
tor, memcapacitor, and meminductor, we examine three specific
examples: a memristor, a memcapacitor, and a meminductor. The
three devices are all driven by a sinusoidal applied voltage, i.e.,
v(t) = A sinωt (4)
and the corresponding flux is expressed as
φ(t) =
t∫
0
A sinωτdτ =
A
ω
(1− cosωt) (5)
whose value is confined between 0 and 2A/ω. The initial condi-
tions of charge q(0)=
∫ 0
−∞ i(τ)dτ and flux φ(0)=
∫ 0
−∞ v(τ)dτ
are also assumed zero in the following discussions.
II. THREE MATHEMATICAL EXAMPLES
A. Memristor
Assume a current through a system that can be described as
follows:
i(t) = sinωt+
1
5
sin 2ωt+
1
5
sin 3ωt. (6)
Note that all the components of the current are sinusoidal.
Plotting the locus of (i(t), v(t)) in the i−v plane, a hysteresis
loop that is pinched at (0, 0) is found, as shown in Fig. 1(a),
which is an important characteristic of a memristor. To confirm
that it is indeed a memristor, the q–φ curve should be single
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Fig. 1. (Color online) (a) i−v curve of the memristor whose current is expressed in (6). (b) Single-valued relationship between q(t) and φ(t). (c) Different i−v
loci with the green curve for the second term on the right-hand side (RHS) of (6) and the blue curve for the sum of the first and second terms on the RHS of (6).
For simplicity, both parameters A and ω are set to 1.
Fig. 2. (Color online) (a) q−v curve of the memcapacitor. (b) Single-valued relationship between σ(t) and φ(t). (c) Different loci with the green curve for the
second term on the RHS of (10) and the blue curve for the sum of the first and second terms on the RHS of (10). For simplicity, both parameters A and ω are
set to 1.
valued with respect to φ. With a simple transformation, q(t) as
a function of φ can be expressed as
q(φ) =
2
A
φ− ω
A2
φ2 +
4ω2
15A3
φ3 (7)
and thus, q is indeed a single-valued function of φ, as confirmed
in Fig. 1(b). The pinched hysteresis i−v loop together with the
single-valued q–φ curve indicate that such a system is a mem-
ristor. The corresponding memductance can be evaluated as
G(φ) =
dq
dφ
=
2
A
− 2ω
A2
φ+
4ω2
5A3
φ2. (8)
B. Memcapacitor
There are many forms of the electric current through different
memcapacitors. Let us examine one of these
i(t) = cosωt+
1
5
cos 2ωt+
1
5
cos 3ωt (9)
and note that the current components are cosinusoidal with
three different frequencies. The corresponding charge is then
obtained as
q(t) =
1
ω
sinωt+
1
10ω
sin 2ωt+
1
15ω
sin 3ωt. (10)
A pinched hysteresis loop in the q−v plane is indeed shown in
Fig. 2(a), which is indicative of a memcapacitor. The single-
valued function relationship can also be obtained between the
time integration of charge q and the flux φ as follows:
σ(φ) =
21
15Aω
φ− 11
30A2
φ2 +
4ω
45A3
φ3 (11)
where the initial condition σ(0) =
∫ 0
−∞ q(τ)dτ = 0. The locus
of (σ(t), φ(t)) is shown in Fig. 2(b) and is confirmed as a
single-valued curve with respect to φ. Therefore, the corre-
sponding device for (9) is indeed a memcapacitor, and its
memcapacitance is evaluated as
C(φ) =
dσ
dφ
=
21
15Aω
− 11
15A2
φ+
4ω
15A3
φ2. (12)
C. Meminductor
Since we have examined two forms of current, let us now
examine the following current:
i(t) = − cosωt+ 1
5
sin 2ωt+
1
5
cos 3ωt. (13)
A pinched hysteresis loop can now be observed from the
locus of (i(t), φ(t)), as shown in Fig. 3(a). The relationship
between q(t) and ρ(t) =
∫ t
0 φ(τ)dτ (for simplicity, initial con-
dition ρ(0) =
∫ 0
−∞ φ(τ)dτ = 0) is shown in Fig. 3(b), show-
ing that q is a single-valued function of ρ. Therefore, the
device that the current [as described in (13)] goes through
is a meminductor. If an initial flux is chosen to be φ(0) =∫ 0
−∞ v(τ)dτ=−(A/ω), the crossing point will be at origin, and
the corresponding inverse meminductance is evaluated to be
L−1(ρ) =
dq
dρ
=
4ω
5A
+
2ω3
5A2
ρ+
4ω5
5A3
ρ2. (14)
Before we proceed further, let us reflect on what we have
learned from the analysis of the three examples given. We have
seen that the current through a memristor is made of pure
sinusoidal components, the current through a memcapacitor is
of pure cosinusoidal, and the current through a meminductor is
a hybrid of both sinusoidal and cosinusoidal components. The
question is whether the given observation can be extended for
the general memristor, memcapacitor, and meminductor. Note
that we focus our discussion on ideal memristor, memcapacitor,
and meminductor throughout this brief.
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Fig. 3. (Color online) (a) i−φ curve of the meminductor. (b) Locus of (q(t), φ(t)) that shows that q is a single-valued function of φ (t is set from 0 to 2π).
(c) Different i−φ loci with the green curve for the second term on the RHS of (13) and the blue curve for the sum of the first and second terms on the RHS of
(13). For simplicity, both parameters A and ω are set to 1.
III. GENERAL FORMALISM FOR MEMRISTOR,
MEMCAPACITOR, AND MEMINDUCTOR
Now let us examine an arbitrary current driven by the sinu-
soidal applied voltage described in (4). The current can be
expressed in term of the following Fourier series:
i(t) = a1 cosωt+ b1 sinωt+
∑
k=1
a2k cos 2kωt
+
∑
k=1
b2k sin 2kωt+
∑
k=1
a2k+1 cos(2k + 1)ωt
+
∑
k=1
b2k+1 sin(2k + 1)ωt. (15)
In fact, b1 sinωt corresponds to a current through a conven-
tional resistor with resistance equal to A/b1, and a1 cosωt
corresponds to a current through a conventional capacitor or
inductor (depending on the sign of a1) with capacitance or
inductance that is equal to a1/ωA or −(A/ωa1), respectively.
Both b1 sinωt and a1 cosωt are linear responses, and the rest
are the nonlinear responses. We show in the following that
different terms in (15) can be categorized into the memristor,
memcapacitor, and meminductor.
A. Memristor
Selecting the second, fourth, and sixth terms on the RHS
of (15), and summing them up, we have the following current
expression:
iR(t)=b1 sinωt+
∑
k=1
b2k sin 2kωt+
∑
k=1
b2k+1 sin(2k + 1)ωt
(16)
which is a generalization of (6). We will show that iR represents
in fact the current through a memristor. The second term of (16)
can be expressed as∑
k=1
b2k sin 2kωt =
∑
k=1
b2kF2k(v
∗) cosωt (17)
where v∗ = v/A = sinωt, and
F2k(v
∗) =C12k(1− v∗2)k−1v∗ + i2C32k(1− v∗2)k−2v∗3
+ · · ·+ i2k−4C2k−32k (1− v∗2)v∗2k−3
+ i2k−2C2k−12k v
∗2k−1 (18)
where Cnm = m!/[n!(m− 1)!]. The last term of (16) can
be expressed in the same way. When v is 0, i.e., when
ωt = nπ (n = 0, 1, 2, . . .), iR = 0, and the slope of i−v curve
at the origin (0, 0) can be evaluated as
diR
dv
=
diR
Adv∗
=
1
A
[
b1+
∑
k=1
b2k2k cosωt+
∑
k=1
b2k+1(2k+1)
]
.
(19)
Since cosωt can be 1 or −1 at the origin, (19) is double valued
as well. As a result, the locus of (iR(t), v(t)) goes through (0, 0)
with two different slopes, which results in a hysteresis loop
pinched at the origin (0, 0), i.e., a characteristic of a memristor.
The first term on the RHS of (16) corresponds to the current
contribution from a resistor with the resistance of A/b1, and the
third term corresponds to the nonlinear resistance. The second
term is responsible for the double-valued iR at the same v and
thus for the hysteresis loop. Equation (6) is a special case of
(16). We plot separately the loci (i(t), v(t)) for the second
term and the sum of first and second terms in Fig. 1(c). The
green loop is for the second term only and note that it has
negative resistance. Inclusion of the first term leads to a normal
hysteresis loop of a memristor and elimination of the negative
resistance. Further inclusion of the third term leads to more
variation to the hysteresis loop. The higher order sinusoidal
terms would result in further variation and even more pinched
points along the hysteresis loop.
A further test for the memristor is that the charge q should be a
single-valued functionofφ.With somesimplealgebra, thecharge
qR(φ) for the current (16) can be expressed as follows:
qR(φ) =
N∑
k=1
bk
[
1− Tk
(
1− ωAφ
)]
kω
(20)
where Tk is the Chebyshev polynomials of the first kind [25],
which confirms that the charge qR is indeed a single-valued
function of the flux φ (with φ ∈ [0, 2A/ω]). We conclude
that (16) corresponds to the current through a memristor. The
corresponding memductance is readily evaluated as
GR(φ) =
N∑
k=1
bk
A
Uk−1
(
1− ω
A
φ
)
(21)
where Uk is the Chebyshev polynomials of the second kind.
B. Memcapacitor and Meminductor
Generalizing the current expression (9), we have the general
expression for the current through a memcapacitor as follows:
iC(t)=a1 cosωt+
∑
k=1
a2k cos 2kωt+
∑
k=1
a2k+1 cos(2k+1)ωt
(22)
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and the corresponding charge can be expressed as
qC(t) =
a1
ω
sinωt+
∑
k=1
ak
kω
sin kωt. (23)
When a1 is positive, we have a conventional memcapacitor;
otherwise, the memcapacitance is negative. Equation (23) leads
to a hysteresis loop pinched at the origin (0, 0) in the q−v
plane. The corresponding memcapacitance can be described in
the form of φ(t) as follows:
C(φ) =
∑
k=1
ak
Akω
Uk−1
(
1− ω
A
φ
)
. (24)
Similarly, we may write down the general current form for
any meminductor. Generalizing (13), we obtain the general
expression for the current through a meminductor:
iL(t)=a1 cosωt+
∑
k=1
b2k sin 2kωt+
∑
k=1
a2k+1 cos(2k+1)ωt.
(25)
It is easy to find that there is a pinched point at the (0, A/ω)
in the iL − φ plane. If one pick an initial flux at t = 0 as
φ(0) = −(A/ω), this hysteresis loop will be pinched at origin.
It is straightforward to verify that qL(t) is a single-valued
function of ρ(t) =
∫ t
0 φ(τ)dτ . The inverse meminductance can
be evaluated as a function of ρ(t)
L−1(ρ) = − a1ω
A
+
ω
A
×
∑
m=1
[
b4mU4m−1
(
−ω
2
A
ρ
)
−b4m+2U4m+1
(
−ω
2
A
ρ
)
− a4m+1U4m
(
−ω
2
A
ρ
)
+ a4m+3U4m+2
(
−ω
2
A
ρ
)]
. (26)
Although only voltage-driven cases are considered here,
the responses of memristor, memcapacitor, and meminduc-
tor driven by current can be readily analyzed with the same
method. If we apply a current source i(t) = A sinωt as an
input to the meminductor, a voltage response containing only
cosine terms will be observed. Then, the expression for flux
φ(t) is identical to (23), consisting of only sine terms, and the
expression for meminductance is the same as (24) (the only dif-
ference is that memcapacitance is replaced by meminductance).
Similarly, if a memcapacitor is driven by a current source i(t) =
A sinωt, the voltage response will have an identical expression
to the RHS of (25), and the inverse of memcapacitance can be
solved as (26).
In fact, the way to prove the rule in [20] that pinched
hysteresis loops of ideal memelements must be “self-crossing”
is applicable to derivations of memristor, voltage-controlled
memcapacitor, and current-controlled meminductor. However,
it does not work for current-controlled memcapacitor and
voltage-controlled meminductor since their output signals may
not be parity functions of time, which is one of sufficient
conditions to prove the rule. For example, the response current
of meminductor described by (13) is neither odd nor even
function of time. The expression of its inverse meminductance
cannot be derived from this rule directly. It is also noted that,
according to the definitions of memristor, memcapacitor, and
meminductor, the hysteresis loop must be pinched in the origin,
for both ideal and generalized memory devices. It is easy to find
that any other component beyond the combinations we have
discovered may shift the crossing point away from the origin.
C. Measurement of q−φ Relationship of an Ideal Memristor
In laboratory, charge q and flux φ cannot be measured
directly. Instead, we may measure the voltage and current.
Applying a sinusoidal voltage, i.e., (4), we measure the output
current and determine the Fourier coefficients {bk} in (16).
Substituting {bk} and voltage information (amplitude A and
frequency ω) into (20) and (21), the q−φ relationship as well
as memductance can be evaluated. As a result, the response
of this ideal memristor due to any bipolar voltage input within
the range of flux inside [0, 2A/ω] can be predicted. Tuning the
amplitude and frequency can vary the range of flux.
A device model is not useful unless it is predictable [5].
For an ideal memristor, its q–φ relationship should be unique
and hold no matter how input signal varies, i.e., (20) and (21)
should be independent of {bk}, A, and ω. Equation (21) can be
reorganized as
GR(φ) =
N∑
k=1
Ckφ
k−1 (27)
where {Ck} are parameters determined by intrinsic physics
properties of the memristor and independent of the character-
istics of the applied voltage. {Ck} may be expressed in terms
of the parameters {bk} or vice versa. For example, if N = 3,
the relationship between {bk} and {Ck} can be expressed as
b3 =C3
A3
4ω2
, b2 = −C2A
2
2ω
− C3A
3
ω2
b1 =C1A+ C2
A2
ω
+ C3
5A3
4ω2
. (28)
Here, C1, C2, and C3 are the constants that are determined by
intrinsic physical properties of the memristor and b1, b2, and
b3 depend explicitly on the amplitude and frequency of the
applied voltage. As the frequency tends to infinity, b2 and b3
in (28) become zero, whereas b1 approaches a constant; and
consequently, the memductance GR(φ) becomes a constant,
which implies that the memristor reduces into a normal resistor
when frequency is infinite, i.e., another one of the fingerprints
of memristor [9].
D. General Bipolar Input
Instead of the simple sinusoidal applied voltage discussed so
far, we generalize our study to a general case where the bias
voltage is an arbitrary periodical signal without a dc term, i.e.,
v(t) =
N1∑
k=1
Ak sin kωt. (29)
We prove in the following that the output current of an ideal
memristor is of the same expression as (16).
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According to (29), v(t) is an odd function of time t, and the
corresponding flux φ(t) is an even function of the time as it is
the time integral of v(t). As shown earlier, the memductance G
of an ideal memristor is a function of φ. As a result, GR[φ(t)]
is an even function of time t. Therefore, the current iR(t) =
GR[φ(t)]v(t) is an odd function of time t and can be expressed as
iR(t) =
N∑
n=1
cn sinnωt. (30)
The slope of the i−v curve at the origin (0, 0) can be evaluated by
diR
dv
=
diR/dt
dv/dt
=
d
∑
n=1
cn sinnωt/dt
d
∑
k=1
Ak sin kωt/dt
=
∑
n=1
ncn cosnωt∑
k=1
kAk cos kωt
.
(31)
By definition, the bipolar voltage goes to 0 at ωt = mπ(m =
0, 1, 2, . . .) with the corresponding cos[2lωt] = 1 and cos[(2l +
1)ωt] = ±1, l = 0, 1, 2, . . .. Therefore, the slope of i−v curve
at the origin (0, 0) is double valued as
diR
dv
=
∑
n=1
2nc2n ±
∑
n=1
(2n+ 1)c2n+1∑
k=1
2kA2k ±
∑
k=1
(2k + 1)A2k+1
(32)
which leads to a pinched hysteresis loop. The two slopes is
degenerate only if∑
n=1
2nc2n ·
∑
k=1
(2k+1)A2k+1=
∑
n=1
(2n+1)c2n+1 ·
∑
k=1
2kA2k.
(33)
The flux φ and charge q can be evaluated from (29) and (30)
as φ(t) =
∑
k=1(bk/kω)(1− cos kωt) and q(t) =
∑
n=1(cn/
nω)(1− cosnωt). For simplicity, initial conditions φ(0) =∫ 0
−∞ v(τ)dτ and q(0) =
∫ 0
−∞ i(τ)dτ are both set to zero. Be-
cause the voltage v is either positive or negative for t ∈
[mT, (m+ (1/2))T ] with T = 2π/ω, φ(t) is strictly monoton-
ically increasing or decreasing in the same time interval. Thus,
φ = φ(t) can be inverted for t ∈ [mT, (m+ (1/2))T ], i.e.,
t = g(φ). q(t) can then be reformulated as q(t) = q(g(φ)) =
f(φ), which indicates that q is a single-valued function of φ
in the interval [mT, (m+ (1/2))T ]. Similarly, for t ∈ [(m+
(1/2))T, (m+ 1)T ], we can prove that q is the same single-
valued function of φ as well. All these demonstrate that (29)
and (30) indeed characterize an ideal memristor.
IV. CONCLUSION
We reveal our physical analysis of memristance, memcapac-
itance, and meminductance. They are due to different combi-
nations of linear and nonlinear electric responses. The pinched
hysteresis loop is caused by the nonlinear responses of even
number orders, i.e., 2kω nonlinear terms. The linear responses
correspond to conventional resistance, capacitance, or induc-
tance, and the nonlinear responses of odd number orders, i.e.,
(2k + 1)ω terms, correspond to nonlinear resistance, nonlinear
capacitance, or nonlinear inductance, respectively. The under-
standing of their physical origins may help search for and
design novel memristors, memcapacitors, and meminductors.
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